



2816

#2

## 1 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

2 APPLICANT: JAMIN LING ET AL. )  
3 SERIAL NO.: 09/766,798 ) Art Unit 2816  
4 FILED: 01/22/2001 )  
5 FOR: "ELECTROLESS Ni/Pd/Au METALLIZATION )  
STRUCTURE FOR COPPER INTERCONNECT )  
SUBSTRATE AND METHOD THEREFOR" )

7 I hereby certify that this correspondence is being deposited with the United  
States Postal Service as first class mail in an envelope addressed to:  
8 Commissioner for Patents, Washington, D.C. 20231 on: June 18, 2001

Marvin A. Glazer

Name of Registered Rep.

  
Signature

June 18, 2001  
Date

11

12

**TRANSMITTAL LETTER**

13 Honorable Commissioner for Patents  
Washington, D.C. 20231

14 Dear Sir:


15 In regard to the above-identified patent application, Applicants hereby enclose the  
16 following:

17 1. Disclosure Statement;  
18 2. Information Disclosure Citation Form PTO-1449; and  
19 3. Copies of the cited references

20 Please charge any fees required by this paper to Deposit Account No. 03-0088. Two  
duplicate copies of this Transmittal Letter are also enclosed.

21

Respectfully submitted,

22 CAHILL, SUTTON & THOMAS P.L.C.  
23   
24 Marvin A. Glazer  
25 Registration No. 28,801

26

155 Park One  
2141 East Highland Avenue  
Phoenix, Arizona 85016  
28 Ph. (602) 956-7000

TC 2800 MAIL ROOM  
JUN 25 2001

RECEIVED

5833-A-13



1 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

2 APPLICANT: JAMIN LING ET AL.

3 SERIAL NO.: 09/766,798

4 FILED: 01/22/2001

5 FOR: "ELECTROLESS Ni/Pd/Au METALLIZATION  
STRUCTURE FOR COPPER INTERCONNECT  
SUBSTRATE AND METHOD THEREFOR"

6 )  
7 ) Art Unit 2816  
8 )  
9 )  
10 )  
11 )  
12 )  
13 )  
14 )  
15 )  
16 )  
17 )  
18 )  
19 )  
20 )  
21 )  
22 )  
23 )  
24 )  
25 )  
26 )  
27 )  
28 )

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to:  
Commissioner for Patents, Washington, D.C. 20231 on: June 18, 2001

Marvin A. Glazer

Name of Registered Rep.

 June 18, 2001

Signature

Date

RECEIVED  
JUL 25 2001

TO 2300 MAIL ROOM

**DISCLOSURE STATEMENT**

Honorable Commissioner for Patents  
Washington, D.C. 20231

Dear Sir:

Please make of record in the above-identified patent application the references identified below. The references identified below should be considered during the examination of the present application.

In accordance with 37 C.F.R. §1.98, copies of the references listed below accompany this Disclosure Statement. Pursuant to MPEP §609, this Disclosure Statement is accompanied by Form PTO-1449, entitled "Information Disclosure Citation" listing the references set forth below.

A concise explanation of the relevance of each reference follows the listing thereof.

	<u>U.S. Patent No.</u>	<u>Inventor Name</u>	<u>Issue Date</u>
25	4,808,769	Nakano et al.	02/28/89
26	4,857,671	Nakano et al.	08/15/89
27	4,970,571	Yamakawa et al.	11/13/90
28	5,212,138	Krulik et al.	05/18/93
	5,291,374	Hirata et al.	03/01/94
	5,380,560	Kaja et al.	01/10/95
	5,747,881	Hosomi et al.	05/05/98

5,821,627	Mori et al.	10/13/98
5,906,312	Zakel et al.	05/25/99
6,040,239	Akram et al.	03/21/00
6,049,130	Hosomi et al.	04/11/00
6,077,723	Farnworth et al.	06/20/00
6,091,252	Akram et al.	07/18/00
6,094,058	Hembree et al.	07/25/00
6,097,087	Farnworth et al.	08/01/00

Abstract of Japanese Patent No. JP411140658A to Hitachi (Hasegawa, et al.), entitled  
“Substrate For Mounting Semiconductor And Its Production.”

## **OTHER DOCUMENTS**

Strandjord, A., et al., Break Through Developments in Electroless Nickel/Gold Plating on Copper Based Semiconductors, Int. Symp. Adv. Pkg. Mat. 2000, pp. 107.

Jang, J.W., et al., Crystallization of Electroless Ni-P Under Bump Metallization Induced by Solder Reaction, Int. Symp. Adv. Pkg. Mat. 1999, pp. 252.

## Stepniak, F., Solder Flips Chip Employing Electroless Nickel: An Evaluation of Reliability and Cost, Inter. PACK 1997.

Ostmann, A., et al., Electroless Metal Deposition for Back-End Wafer Processes,  
Advancing Microelectronics, p. 23.

Ulrich, R., et al., Thermosonic Gold Wirebonding to Electrolessly-Metallized Copper Bondpads over Benzocyclobutene, Int. Conf. High Density Pkg. and MCMs 1999, pp. 260.

O'Sullivan, E., et al., Electrolessly deposited diffusion barriers for microelectronics, IBM J.R.&D., Vol. 42, No. 5 - *Electrochemical microfabrication*.

HBS Technical Proposal #990505-2.0SH, "HBS Ma

HBS Technical Proposal #990505-2.0SH, "HBS Mark II Automatic Electroless Nickel/Immersion Gold Plate Tool", dated May 1999.

### **Concise Explanation of the Relevance of the Above-Mentioned References**

U.S. Patent No. 4,808,769 (Nakano et al.)

27 The Nakano '769 patent discloses (within its discussion of the background art) a wafer  
28 level process of depositing metal layers on aluminum contacts of a semiconductor wafer topped

1 off with gold bumps for joinder to film carriers. The described process includes the steps of  
2 laminating titanium over the aluminum contacts, laminating nickel over the titanium layer,  
3 laminating palladium over the nickel layer, and forming gold bumps over the palladium layer.  
4 This structure is described in the background portion of the patent specification (column 1).

5 U.S. Patent No. 4,857,671 (Nakano et al.)

6 The Nakano '671 patent discloses (within its discussion of the background art) a wafer  
7 level process of depositing metal layers on aluminum contacts of a semiconductor wafer topped  
8 off with gold bumps for joinder to film carriers. The described process includes the steps of  
9 laminating titanium over the aluminum contacts, laminating nickel over the titanium layer,  
10 laminating palladium over the nickel layer, and forming gold bumps over the palladium layer.  
11 This structure is described in the background portion of the patent specification (column 1).

12 U.S. Patent No. 4,970,571 (Yamakawa, et al.)

13 The '571 patent to Yamakawa, et al. discloses the dipping a semiconductor wafer having  
14 an aluminum electrode in a palladium solution, followed by electroless nickel deposition over the  
15 palladium-coated electrode.

16 U.S. Patent No. 5,212,138 (Krulik et al.)

17 The '138 Krulik, et al. patent discloses the use of palladium to act as a catalyst for  
18 electroless nickel plating over a copper substrate.

19 U.S. Patent No. 5,291,374 (Hirata et al.)

20 The Hirata '374 patent discloses a semiconductor wafer-level process wherein aluminum  
21 electrode pads are covered by a barrier metal, and then gold bumps are formed over the barrier  
22 metal. The barrier metal is a stack consisting of titanium, nickel, and then palladium; the gold  
23 bump is formed over the palladium layer.

24 U.S. Patent No. 5,380,560 (Kaja, et al.)

25 The '560 Kaja patent discusses the use of palladium salts as a seed material during  
26 electroless nickel plating over copper metal structures.

27 U.S. Patent No. 5,747,881 (Hosomi et al.)

28 The Hosomi '881 patent discloses essentially the same structure as the Hirata '374 patent.

1    U.S. Patent No. 5,821,627 (Mori et al.)

2       The Mori '627 patent discloses a similar structure to that described in the aforementioned  
3 Nakano patents. However, the Mori patent states that the wiring layer can be made of copper or  
4 aluminum. The Mori patent further states that the gold bumps can be formed over the palladium  
5 layer by electroplating.

6    U.S. Patent No. 5,906,312 (Zakel et al.)

7       The patent to Zakel '312 shows a wafer-level solder bump structure for flip chips. The  
8 solder bump includes a gold core "coated" with a diffusion barrier layer that includes nickel and  
9 palladium. The diffusion barrier is above and around the bump, rather than underneath it.

10    U.S. Patent No. 6,040,239 (Akram et al.)

11       The Akram '239 patent discloses the formation of metal stack layers by electroless  
12 plating, but this patent appears to be directed to methods of making temporary, rather than  
13 permanent, contact with electrode pads on semiconductor wafers.

14    U.S. Patent No. 6,049,130 (Hosomi et al.)

15       The Hosomi '130 patent discloses essentially the same structure as the Hirata '374 patent.

16    U.S. Patent No. 6,077,723 (Farnworth et al.)

17       The Farnworth '723 patent also discloses the formation of metal stack layers by  
18 electroless plating, but this patent appears to be directed to methods of making temporary, rather than  
19 permanent, contact with electrode pads on semiconductor wafers.

20    U.S. Patent No. 6,091,252 (Akram et al.)

21       The Akram '252 patent also discloses the formation of metal stack layers by electroless  
22 plating, but this patent appears to be directed to methods of making temporary, rather than  
23 permanent, contact with electrode pads on semiconductor wafers.

24    U.S. Patent No. 6,094,058 (Hembree et al.)

25       The Hembree '058 patent also discloses the formation of metal stack layers by electroless  
26 plating, but this patent appears to be directed to methods of making temporary, rather than  
27 permanent, contact with electrode pads on semiconductor wafers.

28

1    U.S. Patent No. 6,097,087 (Farnworth et al.)

2       The Farnworth '087 patent discloses a chip-scale semiconductor package formed by a  
3 wafer-level process using copper metallization, a nickel/palladium land pad (41) deposited by  
4 electroless deposition, and metal solder bumps (40) formed over the land pads; the solder balls  
5 can be formed by electroless deposition. In one such embodiment, the solder bumps are formed  
6 of gold.

7    Abstract of Japanese Patent No. JP411140658A to Hitachi

8       The Abstract of Japanese Patent No. JP411140658A to Hitachi (Hasegawa, et al.),  
9 entitled "Substrate For Mounting Semiconductor And Its Production," states that an electroless  
10 nickel plating film is formed over a copper metal circuit, that an electroless palladium plating  
11 film is formed over the nickel film, and that an electroless gold plating film is formed over the  
12 palladium film.

13    Strandjord, A., et al., Break Through Developments in Electroless Nickel/Gold Plating on Copper Based Semiconductors

14       The technical article by Strandjord, et al. relates to the fabrication of integrated circuits  
15 using copper conductors, and regarding interfacing to copper input/output pads on such  
16 integrated circuits. It mentions the use of electroless nickel coupled with immersion gold on  
17 copper pads.  
18

19    Jang, J.W., et al., Crystallization of Electroless Ni-P Under Bump Metallization Induced by Solder Reaction

20       The technical article by Jang, et al. discusses the use of an under-bump-metal (UBM)  
21 layer formed from electroless Ni-P plated over aluminum. A gold layer is formed over the  
22 electroless Ni-P layer, and a eutectic Sn-Pb solder bump is formed thereover.  
23

24    Stepniak, F., Solder Flip Chip Employing Electroless Nickel: An Evaluation of Reliability and Cost

25       The technical article by Stepniak describes the use of a solderable electroless nickel film  
26 plated over aluminum. The electroless nickel is described as an interposer layer between the IC  
27 aluminum bond pad and the solder. A gold layer is deposited over a nickel bump.  
28

1 | Ostmann, A., et al., Electroless Metal Deposition for Back-End Wafer Processes

The technical article by Ostman, et al. describes the use of electroless nickel bumping on aluminum bond pads, but it mentions that Ni bumping on wafers with copper metallization is under current investigation. It also described the plating of a gold layer over the nickel layer.

## **5 Ulrich, R., et al., Thermosonic Gold Wirebonding to Electrolessly-Metallized Copper Bondpads over Benzocyclobutene**

The technical article by Ulrich, et al. mentions the application of a nickel layer over a copper pad, and a gold overlayer applied over the nickel layer. Ulrich, et al. mention that both the nickel layer and the gold layer can be applied by electroless plating.

O'Sullivan, E., et al., Electrolessly deposited diffusion barriers for microelectronics

This article from the IBM Journal of Research and Development describes an integrated circuit using copper interconnect layers, copper input/output pads, and electroless nickel

HBS Technical Proposal #990505-2.0SH, "HBS Mark II Automatic Electroless Nickel/Immersion Gold Plate Tool," dated May 1999

4 This proposal was provided to assignee Flip Chip Technologies, LLC in or about May of  
5 1999 by HBS Equipment Corporation of Los Angeles, California. The equipment described  
6 therein can be used in practicing the invention described and claimed in the present application,  
7 but it is not believed that this proposal discloses or suggests such invention.

9 || Respectfully submitted,

CAHILL, SUTTON & THOMAS P.L.C.

Marvin A. Glazer  
Registration No. 28,801

24 155 Park One  
2141 East Highland Avenue  
25 Phoenix, Arizona 85016  
26 Ph. (602) 956-7000  
Fax (602) 495-9475

27 | 5833-A-13